Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add a number of additional APIs to the various SIMD accelerated vector types #111179

Open
wants to merge 9 commits into
base: main
Choose a base branch
from
+11,059 −961
Open

Add a number of additional APIs to the various SIMD accelerated vector types #111179

Show file tree
Hide file tree
Changes from 8 commits
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
d9bd816
Add a number of additional APIs to the various SIMD accelerated vecto…
tannergooding Jan 8, 2025
e067dba
Add tests for the new vector APIs
tannergooding Jan 8, 2025
9120ffe
Fix the boolean logic for the vectorized IsEvenInteger
tannergooding Jan 8, 2025
5ed1e3a
Try to fix the Mono build
tannergooding Jan 9, 2025
4d33f9b
Fixing some RyuJIT handling
tannergooding Jan 9, 2025
e559dca
Add some additional Mono handling and document what's hindering other…
tannergooding Jan 9, 2025
f8ef6fe
Update src/libraries/System.Private.CoreLib/src/System/Half.cs
tannergooding Jan 9, 2025
c86379d
Merge branch 'main' into fix-103845
tannergooding Jan 10, 2025
a740498
Fix mono interp
tannergooding Jan 10, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
40 changes: 40 additions & 0 deletions src/coreclr/jit/compiler.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3377,6 +3377,26 @@ class Compiler
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsEvenIntegerNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsFiniteNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsInfinityNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsIntegerNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsNaNNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
Expand All @@ -3387,6 +3407,21 @@ class Compiler
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsNegativeInfinityNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsNormalNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsOddIntegerNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsPositiveNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
Expand All @@ -3397,6 +3432,11 @@ class Compiler
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsSubnormalNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
unsigned simdSize);

GenTree* gtNewSimdIsZeroNode(var_types type,
GenTree* op1,
CorInfoType simdBaseJitType,
Expand Down
Loading
Loading